calender
Date & Time
Search
Datum
{{range.dates[index].day}}
{{range.dates[index].date}}
Time
Mornings Noon Afternoons Evenings
  • from
  • to
  • o'clock
Topic
Event
Properties
{{item.name}}
{{item.name}}
Exhibition venue

(please choose the desired areas)

Lecture language
Format

Event database

The event database contains all event-related information for the digital electronica conference and supporting event program.

Back to the EventList

OpenHW CORE-V open source RISC-V processors + industry supporters = quality IP

NOV
10
2020
10. NOV 2020

Lecture Embedded Forum > Microcontrollers

16:20-16:40 h | VIRTUAL

The interest around RISC-V is accelerating in part due to the open source community adoption for collaborative projects. The OpenHW group was founded with members that see the potential for high quality RISC-V cores that can be adopted into the leading design flows with industrial strength verification. Open source is based on a collaborative approach but organizations such as the OpenHW ground provide the framework and infrastructure to coordinate the efforts and plan the projects to completion. This talk with highlight the latest open framework for verification, the first CORE-V processor cores and updates on the software support status. The roadmap of future cores and supporting activities provide opportunities for extending the collaboration framework within OpenHW and across the RISC-V community of adopters.

Subjects: Embedded systems

Speaker: N N (OpenHW Group)

Type: Lecture

Speech: English

The interest around RISC-V is accelerating in part due to the open source community adoption for collaborative projects. The OpenHW group was founded with members that see the potential for high quality RISC-V cores that can be adopted into the leading design flows with industrial strength verification. Open source is based on a collaborative approach but organizations such as the OpenHW ground provide the framework and infrastructure to coordinate the efforts and plan the projects to completion. This talk with highlight the latest open framework for verification, the first CORE-V processor cores and updates on the software support status. The roadmap of future cores and supporting activities provide opportunities for extending the collaboration framework within OpenHW and across the RISC-V community of adopters.

Speaker,
OpenHW Group

N N

N N

OpenHW Group

Show Profile

Informations

Speaker,
OpenHW Group

N N

Location

Eingang
Nord-West
ICM
Eingang
Nord
Eingang
West
Atrium
Eingang
Nord-Ost
Eingang
Ost
Conference
Center Nord
Freigelände
C1
C2
C3
C4
C5
C6
B0
B1
B2
B3
B4
B5
B6
A1
A2
A3
A4
A5
A6

More Events